Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
JHDL (Java Hardware Description Language)
#1

JHDL (Java Hardware Description Language) is a low level hardware description language, focused primarily on building circuits via an Object Oriented approach that bundles collections of gates into Java objects. Implemented as a toolset and class library on top of the Java programming language, its primary use is for the design of FPGAs. Particular attention was paid to supporting the Xilinx series of chips.
When the design is ready to be placed in a fabric, the developer simply generates an EDIF netlist and imports it into his favorite toolkit. Once imported, the developer should be able to transfer the circuit via a JTAG cable. EDIF netlisting is supported for the XC4000, Virtex, and Virtex-II series of FPGAs.
JHDL was developed at BYU in the Configurable Computing Laboratory.


Features

The JHDL language features include:
Structural hardware design
Flexible module generators
Table-generated finite state machines
A graphical 'Workbench' toolkit
Behavioral synthesis is not yet fully supported.
The integrated JHDL Workbench environment is designed to allow developers to graphically test and trace their circuit designs. This tool includes:
A graphical schematic viewer
A multiclock cycle-based simulator
A command line interface
A complete list of all wires and gates
A complete status of all values passing through the circuit
Reply
#2
SEND ME THE PPT OF JHDL
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: hardware description language for booths algorithm, seminar projects in java language, hardware projects in electronics, hardware project topics, electronics hardware projects, xeon processor description, ap course description us history,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  Unified Modeling Language (UML) computer science crazy 4 3,576 03-03-2012, 02:44 PM
Last Post: seminar paper
  ROBOTIC SURGERY AND TELE-SURGERY: BASIC PRINCIPLES AND DESCRIPTION OF A NOVEL CONCEPT projectsofme 1 2,114 27-02-2012, 01:12 PM
Last Post: seminar paper
  Java Cryptography Architecture (JCA) computer science crazy 4 5,513 19-01-2012, 11:05 AM
Last Post: seminar addict
  Email Based Hardware control full report seminar class 0 1,285 14-05-2011, 10:13 AM
Last Post: seminar class
  OWL Web Ontology Language computer science crazy 1 1,800 09-05-2011, 04:34 PM
Last Post: sdash
  SMIL- Synchronized Multimedia Integration Language seminar class 0 1,244 19-04-2011, 09:45 AM
Last Post: seminar class
  Introduction to 3D Graphics Hardware seminar class 0 1,140 14-04-2011, 03:35 PM
Last Post: seminar class
  VHDL (VHSIC Hardware Description Language) seminar class 0 1,048 11-04-2011, 12:08 PM
Last Post: seminar class
  XBL eXtensible Bindings Language computer science crazy 1 1,457 17-01-2011, 12:37 PM
Last Post: G Prathyusha
  An Algorithm for Language Independent Speaker Identification projectsofme 0 990 24-11-2010, 05:16 PM
Last Post: projectsofme